#[doc = "Register `USB_CLK_EN` reader"]
pub struct R(crate::R<USB_CLK_EN_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<USB_CLK_EN_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::convert::From<crate::R<USB_CLK_EN_SPEC>> for R {
    fn from(reader: crate::R<USB_CLK_EN_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `USB_CLK_EN` writer"]
pub struct W(crate::W<USB_CLK_EN_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<USB_CLK_EN_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl core::convert::From<crate::W<USB_CLK_EN_SPEC>> for W {
    fn from(writer: crate::W<USB_CLK_EN_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `CSR_CLK_EN` reader - Clock Enable for Core Logic clocked by AHB bus clock"]
pub struct CSR_CLK_EN_R(crate::FieldReader<bool, bool>);
impl CSR_CLK_EN_R {
    pub(crate) fn new(bits: bool) -> Self {
        CSR_CLK_EN_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for CSR_CLK_EN_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CSR_CLK_EN` writer - Clock Enable for Core Logic clocked by AHB bus clock"]
pub struct CSR_CLK_EN_W<'a> {
    w: &'a mut W,
}
impl<'a> CSR_CLK_EN_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | (value as u32 & 0x01);
        self.w
    }
}
impl R {
    #[doc = "Bit 0 - Clock Enable for Core Logic clocked by AHB bus clock"]
    #[inline(always)]
    pub fn csr_clk_en(&self) -> CSR_CLK_EN_R {
        CSR_CLK_EN_R::new((self.bits & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Clock Enable for Core Logic clocked by AHB bus clock"]
    #[inline(always)]
    pub fn csr_clk_en(&mut self) -> CSR_CLK_EN_W {
        CSR_CLK_EN_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "USB Block Clock Enable Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [usb_clk_en](index.html) module"]
pub struct USB_CLK_EN_SPEC;
impl crate::RegisterSpec for USB_CLK_EN_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [usb_clk_en::R](R) reader structure"]
impl crate::Readable for USB_CLK_EN_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [usb_clk_en::W](W) writer structure"]
impl crate::Writable for USB_CLK_EN_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets USB_CLK_EN to value 0"]
impl crate::Resettable for USB_CLK_EN_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
