|
|
|
@ -724,33 +724,33 @@ impl core::fmt::Debug for PRGIO_PRT0 {
|
|
|
|
#[doc = "Programmable IO port registers"]
|
|
|
|
#[doc = "Programmable IO port registers"]
|
|
|
|
pub mod prgio_prt0;
|
|
|
|
pub mod prgio_prt0;
|
|
|
|
#[doc = "SRSSv2 Registers (Power, Clock, Reset)"]
|
|
|
|
#[doc = "SRSSv2 Registers (Power, Clock, Reset)"]
|
|
|
|
pub struct CORE_PERIPHERALS {
|
|
|
|
pub struct SRSS {
|
|
|
|
_marker: PhantomData<*const ()>,
|
|
|
|
_marker: PhantomData<*const ()>,
|
|
|
|
}
|
|
|
|
}
|
|
|
|
unsafe impl Send for CORE_PERIPHERALS {}
|
|
|
|
unsafe impl Send for SRSS {}
|
|
|
|
impl CORE_PERIPHERALS {
|
|
|
|
impl SRSS {
|
|
|
|
#[doc = r"Pointer to the register block"]
|
|
|
|
#[doc = r"Pointer to the register block"]
|
|
|
|
pub const PTR: *const core_peripherals::RegisterBlock = 0x400b_0000 as *const _;
|
|
|
|
pub const PTR: *const srss::RegisterBlock = 0x400b_0000 as *const _;
|
|
|
|
#[doc = r"Return the pointer to the register block"]
|
|
|
|
#[doc = r"Return the pointer to the register block"]
|
|
|
|
#[inline(always)]
|
|
|
|
#[inline(always)]
|
|
|
|
pub const fn ptr() -> *const core_peripherals::RegisterBlock {
|
|
|
|
pub const fn ptr() -> *const srss::RegisterBlock {
|
|
|
|
Self::PTR
|
|
|
|
Self::PTR
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
impl Deref for CORE_PERIPHERALS {
|
|
|
|
impl Deref for SRSS {
|
|
|
|
type Target = core_peripherals::RegisterBlock;
|
|
|
|
type Target = srss::RegisterBlock;
|
|
|
|
#[inline(always)]
|
|
|
|
#[inline(always)]
|
|
|
|
fn deref(&self) -> &Self::Target {
|
|
|
|
fn deref(&self) -> &Self::Target {
|
|
|
|
unsafe { &*Self::PTR }
|
|
|
|
unsafe { &*Self::PTR }
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
impl core::fmt::Debug for CORE_PERIPHERALS {
|
|
|
|
impl core::fmt::Debug for SRSS {
|
|
|
|
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
|
|
|
|
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
|
|
|
|
f.debug_struct("CORE_PERIPHERALS").finish()
|
|
|
|
f.debug_struct("SRSS").finish()
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#[doc = "SRSSv2 Registers (Power, Clock, Reset)"]
|
|
|
|
#[doc = "SRSSv2 Registers (Power, Clock, Reset)"]
|
|
|
|
pub mod core_peripherals;
|
|
|
|
pub mod srss;
|
|
|
|
#[doc = "External Crystal Oscillators and PLLs"]
|
|
|
|
#[doc = "External Crystal Oscillators and PLLs"]
|
|
|
|
pub struct CLK {
|
|
|
|
pub struct CLK {
|
|
|
|
_marker: PhantomData<*const ()>,
|
|
|
|
_marker: PhantomData<*const ()>,
|
|
|
|
@ -4920,8 +4920,8 @@ pub struct Peripherals {
|
|
|
|
pub GPIO_PRT13: GPIO_PRT13,
|
|
|
|
pub GPIO_PRT13: GPIO_PRT13,
|
|
|
|
#[doc = "PRGIO_PRT0"]
|
|
|
|
#[doc = "PRGIO_PRT0"]
|
|
|
|
pub PRGIO_PRT0: PRGIO_PRT0,
|
|
|
|
pub PRGIO_PRT0: PRGIO_PRT0,
|
|
|
|
#[doc = "CORE_PERIPHERALS"]
|
|
|
|
#[doc = "SRSS"]
|
|
|
|
pub CORE_PERIPHERALS: CORE_PERIPHERALS,
|
|
|
|
pub SRSS: SRSS,
|
|
|
|
#[doc = "CLK"]
|
|
|
|
#[doc = "CLK"]
|
|
|
|
pub CLK: CLK,
|
|
|
|
pub CLK: CLK,
|
|
|
|
#[doc = "UDB"]
|
|
|
|
#[doc = "UDB"]
|
|
|
|
@ -5306,7 +5306,7 @@ impl Peripherals {
|
|
|
|
PRGIO_PRT0: PRGIO_PRT0 {
|
|
|
|
PRGIO_PRT0: PRGIO_PRT0 {
|
|
|
|
_marker: PhantomData,
|
|
|
|
_marker: PhantomData,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
CORE_PERIPHERALS: CORE_PERIPHERALS {
|
|
|
|
SRSS: SRSS {
|
|
|
|
_marker: PhantomData,
|
|
|
|
_marker: PhantomData,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
CLK: CLK {
|
|
|
|
CLK: CLK {
|
|
|
|
|